



PALCE16V8H-10
PALCE20V8H-10



Advanced
Micro
Devices



PALCE16V8H-10

EE CMOS 20-Pin High-Speed Universal Programmable Array Logic



DISTINCTIVE CHARACTERISTICS

- Pin, function and fuse-map compatible with all 20-pin GAL® devices
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- High-speed CMOS technology
 - 10 ns propagation delay
- Direct plug-In replacement for the PAL16R8 series and most of the PAL10H8 series
- Outputs programmable as registered or combinatorial in any combination
- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability
- Automatic register reset on power up
- Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
- Programmable on standard device programmers
- Supported by PALASM® software
- Fully tested for 100% programming and functional yields and high reliability


GENERAL DESCRIPTION

The PALCE16V8 is an advanced PAL® device built with low-power, high-speed, electrically-erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALCE16V8 will directly replace the PAL16R8 and PAL10H8 series devices, with the exception of the PAL16C1.


Device logic is automatically configured according to the user's design specification. Design is simplified by PALASM design software, allowing automatic creation of a programming file based on Boolean or state equations. PALASM software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.


The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

BLOCK DIAGRAM

12197-001B

CONNECTION DIAGRAMS
Top View**DIP/SOIC**

12015-002A

PLCC/LCC

12015-003A

Note: Pin 1 is marked for orientation


PIN DESIGNATIONS

CLK	= Clock
GND	= Ground
I	= Input
I/O	= Input/Output
OE	= Output Enable
V _{cc}	= Supply Voltage

ORDERING INFORMATION**Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

- a. Family Type
- b. Technology
- c. Number of Array Inputs
- d. Output Type
- e. Number of Flip-Flops
- f. Power
- g. Speed
- h. Package Type
- i. Operating Conditions
- j. Programming Designator
- k. Optional Processing



Valid Combinations			
PALCE16V8H-10	PC, JC, SC	/4	

Valid Combinations


The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with AMD logo.

ORDERING INFORMATION**APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:

- a. Family Type
- b. Technology
- c. Number of Array Inputs
- d. Output Type
- e. Number of Flip-Flops
- f. Power
- g. Speed
- h. Programming Designator
- i. Device Class
- j. Package Type
- k. Lead Finish

**Valid Combinations**

PALCE16V8H-15	E4/BRA, E4/B2A
---------------	----------------

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

FUNCTIONAL DESCRIPTION


The PALCE16V8 is a universal PAL device. It has eight independently configurable macrocells (MC₀–MC₇). Each macrocell can be configured as registered output, combinatorial output, combinatorial I/O or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK) and output enable (\overline{OE}), respectively, for all flip-flops.

Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE16V8 are automatically configured from the user's design specifi-

cation, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE16V8. First, it can be programmed as a standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer will supply device codes for the standard PAL device architectures to be used with the PALCE16V8. The programmer will program the PALCE16V8 in the corresponding architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed as a PALCE16V8. Here the user must use the PALCE16V8 device code. This option allows full utilization of the macrocell.



*In macrocells MC₀ and MC₇, SG1 is replaced by $\overline{SG0}$ on the feedback multiplexer.

12197-004A

PALCE16V8 Macrocell

Configuration Options

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is enabled by the \overline{OE} pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, it is always disabled. With the exception of MC₀ and MC₇, a macrocell configured as a dedicated input derives the input signal from an adjacent I/O. MC₀ derives its input from pin 11 (\overline{OE}) and MC₇ from pin 1 (CLK).

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL_{0x} through SL₀₇ and SL_{1x} through SL₁₇). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE16V8 will emulate a PAL16R8 family or a PAL10H8 family device. Within each macrocell, SL_{0x}, in conjunction with SG1, selects the configuration of the macrocell, and SL_{1x} sets the output as either active low or active high for the individual macrocell.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL_{0x} are the control signals for all four multiplexers. In MC₀ and MC₇, SG0 replaces SG1 on the feedback multiplexer. This accommodates CLK being the adjacent pin for MC₇ and \overline{OE} the adjacent pin for MC₀.

Registered Output Configuration

The control bit settings are SG0 = 0, SG1 = 1 and SL_{0x} = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL_{1x}. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from \overline{Q} on the register. The output buffer is enabled by \overline{OE} .

Combinatorial Configurations

The PALCE16V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

Dedicated Output In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL_{0x} = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of MC₃ and MC₄. MC₃ and MC₄ do not use feedback in this mode. Because CLK and \overline{OE} are not used in a non-registered device, pins 1 and 11 are available as input signals. Pin 1 will use the feedback path of MC₇ and pin 11 will use the feedback path of MC₀.

Combinatorial I/O In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 1, and SL_{0x} = 1. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Because CLK and \overline{OE} are not used in a non-registered device, pins 1 and 11 are available as inputs. Pin 1 will use the feedback path of MC₇ and pin 11 will use the feedback path of MC₀.

Combinatorial I/O in a Registered Device

The control bit settings are SG0 = 0, SG1 = 1 and SL_{0x} = 1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

Dedicated Input Configuration

The control bit settings are SG0 = 1, SG1 = 0 and SL_{0x} = 1. The output buffer is disabled. Except for MC₀ and MC₇ the feedback signal is an adjacent I/O. For MC₀ and MC₇ the feedback signals are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.

Table 1. Macrocell Configuration

SG0	SG1	SL _{0x}	Cell Configuration	Devices Emulated
Device Uses Registers				
0	1	0	Registered Output	PAL16R8, 16R6, 16R4
0	1	1	Combinatorial I/O	PAL16R6, 16R4
Device Uses No Registers				
1	0	0	Combinatorial Output	PAL10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2
1	0	1	Input	PAL12H6, 14H4, 16H2, 12L6, 14L4, 16L2
1	1	1	Combinatorial I/O	PAL16L8

Programmable Output Polarity

The polarity of each macrocell can be active-high or active-low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable bit SL_{1x} which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if SL_{1x} is 1 and active low if SL_{1x} is 0.




Figure 2. Macrocell Configurations

12197-012B

Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic. Details on power-up reset can be found on page 19.

Register Preload

The register on the PALCE16V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

A security bit is provided on the PALCE16V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

Electronic Signature Word

An electronic signature word is provided in the PALCE16V8 device. It consists of 64 bits of programm-

able memory that can contain user-defined data. The signature data is always available to the user independent of the security bit.

Programming and Erasing

The PALCE16V8 can be programmed on standard logic programmers. Approved programmers are listed on page 20.


The PALCE16V8 may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The PALCE16V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The high-speed PALCE16V8H-10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clear switching.



LOGIC DIAGRAM





Figure 6. PALCE16V8 Logic Diagram

12197-005A

LOGIC DIAGRAM (Continued)



SKINNYDIP (PLCC and LCC) Pinouts

12197-005A
Concluded

Figure 6. PALCE16V8 Logic Diagram

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (Ta = 0°C to 75°C)	100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES**Commercial (C) Devices**

Temperature (Ta) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Voh	Output HIGH Voltage	IoH = -3.2 mA Vin = ViH or Vil Vcc = Min.	2.4		V
Vol	Output LOW Voltage	Iol = 24 mA Vin = ViH or Vil Vcc = Min.		0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Iih	Input HIGH Leakage Current	Vin = 5.25 V, Vcc = Max. (Note 2)		10	µA
Iil	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)		-10	µA
IoZH	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = ViH or Vil (Note 2)		10	µA
IoZL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = ViH or Vil (Note 2)		-10	µA
Isc	Output Short-Circuit Current	Vout = 0.5 V Vcc = Max. (Note 3)	-30	-150	mA
Icc	Supply Current (Dynamic)	Outputs Open (Iout = 0 mA) Vcc = Max., f = 25 MHz		115	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of Iil and IoZL (or Iih and IoZH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditions		Typ.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0V	V _{CC} = 5.0 V, T _A = 25°C,	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min.	Max.	Unit
t _{PD}	Input or Feedback to Combinatorial Output			10	ns
t _S	Setup Time from Input or Feedback to Clock		7.5		
t _H	Hold Time		0		ns
t _{CO}	Clock to Output			7.5	ns
t _{WL}	Clock Width	LOW	6		ns
t _{WH}		HIGH	6		ns
f _{MAX}	Maximum Frequency (Note 3)	External Feedback	1/(t _S +t _{CO})	66.7	MHz
		Internal Feedback		71.4	MHz
		No Feedback	1/(t _{WH} +t _{WL})	83.3	MHz
t _{PZX}	OE to Output Enable			10	ns
t _{PXZ}	OE to Output Disable			10	ns
t _{EA}	Input to Output Enable Using Product Term Control			10	ns
t _{ER}	Input to Output Disable Using Product Term Control			10	ns

Notes:

2. See Switching Test Circuit for test conditions.
 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to $V_{CC} + 0.5$ V
DC Output or I/O Pin Voltage	-0.5 V to $V_{CC} + 0.5$ V
Static Discharge Voltage	2001 V
Latchup Current ($T_c = -55^\circ C$ to $+125^\circ C$)	100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES**Military (M) Devices (Note 1)**

Operating Case Temperature (T_c)	-55°C to +125°C
Supply Voltage (V_{CC}) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at $T_c = +25^\circ C$, $+125^\circ C$ and $-55^\circ C$, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -2.0$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min.}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 12$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min.}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max.}$ (Note 4)		10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = \text{Max.}$ (Note 4)		-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5$ V, $V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 4)		10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$ V, $V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 4)		-10	μA
I_{SC}	Output Short-Circuit Current	$V_{CC} = 5.0$ V, $V_{OUT} = 0.5$ V (Note 5), $T = 25^\circ C$	-30	-150	mA
I_{CC}	Supply Current (Dynamic)	Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max.}, f = 25$ MHz		130	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
3. V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where I_{SC} may be affected.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}$,	8	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$	$f = 1 \text{ MHz}$	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min.	Max.	Unit
t_{PD}	Input or Feedback to Combinatorial Output			15	ns
t_s	Setup Time from Input or Feedback to Clock		12		ns
t_H	Hold Time		0		ns
t_{CO}	Clock to Output			12	ns
t_{WL}	Clock Width	LOW	10		ns
t_{WH}		HIGH	10		ns
f_{MAX}	Maximum Frequency (Note 3)	External Feedback	1/(t_s+t_{CO})	41.6	MHz
		Internal Feedback		45.5	MHz
		No Feedback	1/($t_{WH}+t_{WL}$)	50	MHz
t_{PZX}	\overline{OE} to Output Enable (Note 3)			15	ns
t_{PXZ}	\overline{OE} to Output Disable (Note 3)			15	ns
t_{EA}	Input to Output Enable Using Product Term Control (Note 3)			15	ns
t_{ER}	Input to Output Disable Using Product Term Control (Note 3)			15	ns



Notes:

2. See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AB	01	$V_{DD} = 2.0 \text{ V}, V_{SS} = 0.0 \text{ V}$ ($I_{DD} = 10 \text{ mA}, V_{DD} = 5.0 \text{ V}$)	Output Open-Channel Current	mA
AB	01-	$V_{DD} = 2.0 \text{ V}, V_{SS} = 0.0 \text{ V}$ ($I_{DD} = 10 \text{ mA}, V_{DD} = 5.0 \text{ V}$)	Output Open-Channel Current	mA
AB	021-	$V_{DD} = 2.0 \text{ V}, V_{SS} = 0.0 \text{ V}$ $T = 7^\circ\text{C}$	Output Open-Channel Current	mA
AB	021	$V_{DD} = 2.0 \text{ V}, V_{SS} = 0.0 \text{ V}$ $T = 7^\circ\text{C}$	Output Open-Channel Current	mA

SWITCHING WAVEFORMS


KEY TO SWITCHING WAVEFORMS



Combinatorial Output


12015-012A

Registered Output




12015-011A

Clock Width



12015-013A

Input to Output Disable/Enable



12015-014A

OE to Output Disable/Enable

Parameter	Measurement				Comments	Specification
	R _L	R _H	R ₂	R ₁		
V _T						prop. to t_{PD}
V _{TH}						prop. to t_{CO}

Notes:

1. $V_T = 1.5V$
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2–5 ns typical.


KEY TO SWITCHING WAVEFORMS

SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care; Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT



Specification	S ₁	C _L	Commercial		Military		Measured Output Value
			R ₁	R ₂	R ₁	R ₂	
t _{PD} , t _{CO} , t _{CF}	Closed						1.5 V
t _{PZX} , t _{EA}	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V
t _{PXZ} , t _{ER}	H → Z: Open L → Z: Closed	5 pF					H → Z: V _{OH} - 0.5 V L → Z: V _{OL} + 0.5 V

f_{MAX} Parameters

The parameter f_{MAX} is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, f_{MAX} is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals (t_s + t_{co}). The reciprocal, f_{MAX}, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This f_{MAX} is designated "f_{MAX} external".



The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop out-

SYNTHESIZABLE RAMS BY ARCHITECTURE

puts. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f_{MAX} is designated "f_{MAX} internal".

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (t_s + t_h). However, a lower limit for the period of each f_{MAX} type is the minimum clock period (t_{wh} + t_{wl}). Usually, this minimum clock period determines the period for the third f_{MAX}, designated "f_{MAX} no feedback".

f_{MAX} external and f_{MAX} no feedback are calculated parameters. f_{MAX} external is calculated from t_s and t_{co}, and f_{MAX} no feedback is calculated from t_{wh} and t_{hl}. f_{MAX} internal is measured.



ENDURANCE CHARACTERISTICS


The PALCE16V8 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


Endurance Characteristics

Symbol	Parameter	Min.	Units	Test Conditions
tDR	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
		20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output


POWER-UP RESET

The PALCE16V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset

and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

1. The Vcc rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Min.	Max.	Unit
t _{PR}	Power-Up Reset Time		1000	ns
t _s	Input or Feedback Setup Time			See Switching Characteristics
t _{WL}	Clock Width LOW			



APPROVED PROGRAMMERS (subject to change)

MANUFACTURER	PROGRAMMER CONFIGURATION
Advanced Micro Devices, Inc. 901 Thompson Place MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	LabPro™ Rev. 1.2
BP Microsystems 10681 Haddington Suite #190 Houston, TX 77043 (800) 225-2102 or (713) 461-9430	CP-1128 Rev. 1.59 PLD-1100 Rev. 1.39B
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	System 29A, 29B LogicPak™ 303A-V04 Adapter 303A-011A-V12 Adapter 303A-011B-V05 UniSite rev. 3.1 Model 2900 Rev. 1.2
Digitek Inc. 20144 Plummer St. Chatsworth, CA 91311 (800) 367-8750 or (818) 701-9677 or 25 Galgaley Haplada St. Herzliya B46722, Israel 52-55-9615	Contact Manufacturer
JMC Hakusan High-Tech Park 807-1 Hakusan-Cho Midori-Ku Yokohama-City 226, Japan 045/939-6150	Contact Manufacturer
Kontron Electronics Inc. 630 Clyde Ave. Mountain View, CA 94039-7230 (800) 227-8834 or (415) 965-7020	Contact Manufacturer
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-7405	Contact Manufacturer
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq, France (20) 47.90.40	Contact Manufacturer
Sprint Expert International, Inc. 13720 Midway, Suite 105 Dallas, TX 75244 (800) 688-3122 or (214) 233-3122 or Vanderweydenreef 27 1900 Overijse, Belgium 2-687-4154	Sprint Plus Rev. 3.40
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Hertfordshire UK AL7 1JT 707-332148	ZL30A Rev. 30A39
Systems General 244 Hillview Dr. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 6, Lane 4, Tun Hwa N. Rd. Taipei, Taiwan 2-721-2613	Family/Pinout Code as 16V8: 95009 as 16L2: 95028 as 10H8: 95020 as 16L8: 95029 as 10L8: 95025 as 16P8: 95038 as 12H6: 95021 as 16R4: 95032 as 12L6: 95026 as 16R6: 95031 as 14H4: 95022 as 16R8: 95030 as 14L4: 95027 as 16RP4: 95013 as 16H2: 95023 as 16RP6: 95012 as 16H8: 95035 as 16RP8: 95011
	SGUP-85 Rev. 4.3

LabPro is a trademark of Advanced Micro Devices.
LogicPak and UniSite are trademarks of Data I/O Corporation.

DEVELOPMENT SYSTEMS (subject to change)


MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEM
Advanced Micro Devices, Inc. 901 Thompson Place MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PALASM Software
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	ABEL™ Software, rev. 2.0 or later
ISDATA GmbH Haid-und-Neu-Str. 7 D-7500 Karlsruhe 1, West Germany 0721/69 30 92	LOG/iC™ Software, rev. 3.1 or later
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-7405	CUPL™ Software, rev. 2.11 or later
Minc Inc. 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PLDesigner™ Software, rev. 1.6 or later
MANUFACTURER	TEST GENERATION SYSTEM
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	Acugen (Anvil) ATG™ Software
ATG Associates 3415 Merrill Rd. Aptos, CA 95003 (408) 475-5717	Test Generator™ Software
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	PLDtest™ Software

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

ABEL and PLDtest are trademarks of Data I/O Corporation.
LOG/iC is a trademark of ISDATA GmbH.
CUPL is a trademark of Logical Devices Inc.
PLDesigner is a trademark of Minc Inc.
Acugen ATG is a trademark of Acugen Software, Inc.
Test Generator is a trademark of ATG Associates.

PHYSICAL DIMENSIONS***PD 020**

SOFTWARE DESIGN DOCUMENT REV. B

20-Pin Plastic DIP

DEVELOPMENT SYSTEMS (Subject to change)

MANUFACTURER

 Advanced Micro Devices, Inc.
 800 Thompson Place, P.O. Box 1010
 Sunnyvale, CA 94089-9500
 (408) 737-2200 or (800) 737-6100

 Data I/O Corporation
 7025 Marina Road N.E.
 P.O. Box 51018
 Minneapolis, MN 55425-0189
 (612) 951-5500 or (800) 554-0189

 IDEATA Corp.
 1901 E. 10th Street, Suite 300
 Oklahoma City, OK 73104
 (405) 235-3035

 Fujitsu Computer Co.
 1901 E. 10th Street, Suite 300
 Oklahoma City, OK 73104
 (405) 235-3035

 Matsushita Electric
 Industrial Co., Ltd.
 1000 Shinsaibashi, Chuo-ku,
 Osaka 542, Japan
 (06) 350-1111

 NEC Electronics
 America, Inc.
 3501 Great America Parkway
 Santa Clara, CA 95051
 (408) 261-1333



 Motorola, Inc.
 1300 E. Algonquin Rd.
 Schaumburg, IL 60196
 (708) 971-2000

 Sharp Electronics
 Corporation
 1000 North Main Street
 Tochigi, Japan
 (080) 551-1111

 Texas Instruments
 Incorporated
 1204 Fannin Street
 Dallas, TX 75201
 (214) 947-5300

 VLSI Technology
 1000 North Main Street
 Santa Clara, CA 95051
 (408) 966-2000

 Zilog, Inc.
 1000 North Main Street
 Santa Clara, CA 95051
 (408) 966-2000

 Zilog, Inc.
 1000 North Main Street
 Santa Clara, CA 95051
 (408) 966-2000
PL 020**20-Pin Plastic Leaded Chip Carrier**

07552A

PHYSICAL DIMENSIONS*


CD 020

20-Pin Ceramic DIP


PHYSICAL DIMENSIONS

CD 020

20-Pin Ceramic Package Chip Carrier

**SO 020**

Plastic Gull-Wing Small Outline Package



Hot telephone only. All dimensions are in inches. Tolerance is ±0.005 in. Cables are optional.

PHYSICAL DIMENSIONS*


CL 020

20-Pin Ceramic Leadless Chip Carrier

PHYSICAL DIMENSIONS

CD 050

SO-BiC Chip Carriers DIP



* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.



Advanced
Micro
Devices

PALCE20V8H-10

EE CMOS 24-Pin Universal Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- Pin, function and fuse-map compatible with all GAL® 20V8/As
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- High speed CMOS technology
-10 ns propagation delay
- Direct plug-in replacement for a wide range of 24-pin PAL devices
- Outputs individually programmable as registered or combinatorial
- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability
Automatic register reset on power-up
- Cost-effective 24-pin plastic SKINNYDIP® and 28-pin PLCC packages
- Programmable on standard PAL® device programmers
- Supported by PALASM® software
- Fully tested for 100% programming and functional yields and high reliability

GENERAL DESCRIPTION

The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. Its macrocells provide a universal device architecture. The PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series devices and most 24-pin combinatorial PAL devices.


Device logic is automatically configured according to the user's design specification. Design is simplified by PALASM design software, allowing automatic creation of a programming file based on Boolean or state equations. PALASM software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement

complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

BLOCK DIAGRAM




PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices, Inc.
This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices, Inc.



Publication# 15027 Rev. A Amendment/0
Issue Date: May 1991

CONNECTION DIAGRAMS

(Top View)

SKINNYDIPDatasheet
Pinouts
Block Diagrams**Note:** Pin 1 is marked for orientation.**PIN DESIGNATIONS**

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
OE	=	Output Enable
V _{CC}	=	Supply Voltage


PLCC/LCC**BLOCK DIAGRAM**

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:


Family Type
Technology
Number of Array Inputs
Output Type
Number of Flip-Flops
Power
Speed
Package Type
Operating Conditions
Programming Designator



ORDERING INFORMATION**APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of these elements:

Family Type
Technology
Number of Array Inputs
Output Type
Number of Flip-Flops
Power
Speed
Programming Designator
Device Class
Package Type
Lead Finish

**Valid Combinations**

PALCE20V8H-15	E4	/BLA, /B3A
---------------	----	------------

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

Group A Tests

Group A tests consist of subgroups 1, 2, 3, 7, 8, 9, 10 and 11.

Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

FUNCTIONAL DESCRIPTION


The PALCE20V8 is a universal PAL device. It has eight independently configurable macrocells (MC0..MC7). Each macrocell can be configured as a registered output, combinatorial output, combinatorial I/O, or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 13 serve either as array inputs or as clock (CLK) and output enable (OE) for all flip-flops.

Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE20V8 are automatically configured from the user's design specification, which can be in a number of formats. The design

specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE20V8. First, it can be programmed as an emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL devices. The PAL device programmer manufacturer will supply device codes for the standard PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8 to the corresponding PAL device architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This option provides full utilization of the macrocells, allowing non-standard architectures to be built.



* In Macrocells MC0 and MC7, SG1 is replaced by SG0 on the feedback multiplexer.

Figure 1. PALCE20V8 Macrocell

Configuration Options

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O or dedicated input. In the registered output configuration, the output buffer is enabled by the \overline{OE} pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, the buffer is always disabled. A macrocell configured as a dedicated input derives the input signal from an adjacent I/O.

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL0₀ through SL0₇ and SL1₀ through SL1₇). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE20V8 will emulate a PAL20R8 family or a combinatorial device. Within each macrocell, SL0_x, in conjunction with SG1, selects the configuration of the macrocell and SL1_x sets the output as either active low or active high.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0_x are the control signals for all four multiplexers. In MC₀ and MC₇, $\overline{SG0}$ replaces SG1 on the feedback multiplexer.

These configurations are summarized in table 1 and illustrated in figure 2.

If the PALCE20V8 is configured as a combinatorial device, the CLK and \overline{OE} pins may be available as inputs to the array. If the device is configured with registers, the CLK and \overline{OE} pins cannot be used as data inputs.

Registered Output Configuration

The control bit settings are SG0 = 0, SG1 = 1 and SL0_x = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1_x. SL1_x is an input to the exclusive-OR gate which is the D input to the flip-flop. SL1_x is programmed as 1 for inverted output or 0 for non-inverted output. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from \overline{Q} on the register. The output buffer is enabled by \overline{OE} .

Combinatorial Configurations

The PALCE20V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

Dedicated Output in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 0, and SL0_x = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of MC₃ and MC₄. MC₃ and MC₄ do not use feedback in this mode.

Dedicated Input in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL0_x = 1. The output buffer is disabled. The feedback signal is an adjacent I/O pin.

Combinatorial I/O in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 1, and SL0_x = 1. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Combinatorial I/O in a Registered Device

The control bit settings are SG0=0, SG1=1 and SL0_x=1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.


Table 1. Macrocell Configurations

SG0	SG1	SL0 _x	Cell Configuration	Devices Emulated
Device has registers				
0	1	0	Registered Output	PAL20R8, 20R6, 20R4
0	1	1	Combinatorial I/O	PAL20R6, 20R4
Device has no registers				
1	0	0	Combinatorial Output	PAL20L2, 18L4, 16L6, 14L8
1	0	1	Dedicated Input	PAL20L2, 18L4, 16L6
1	1	1	Combinatorial I/O	PAL20L8


Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.


Selection is made through a programmable bit SL1_x which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if SL1_x is a 0 and active low if SL1_x is a 1.




Registered Active Low




Registered Active High




Combinatorial I/O Active Low



Combinatorial I/O Active High




Combinatorial Output Active Low



Combinatorial Output Active High

Notes:

1. Feedback is not available on pins 18 (21) and 19 (23) in the combinatorial output mode.
2. This macrocell configuration is not available on pins 18 (21) and 19 (23).



Dedicated Input

12197-012C

Figure 2. Macrocell Configurations

Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE20V8 depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic. Details on power-up reset can be found on page 19.

Register Preload

The register on the PALCE20V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

A security bit is provided on the PALCE20V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

Electronic Signature Word

An electronic signature word is provided in the PALCE20V8. It consists of 64 bits of programmable

memory that can contain any user-defined data. The signature data is always available to the user independent of the security bit.

Programming and Erasing

The PALCE20V8 can be programmed on standard logic programmers. Approved programmers are listed on page 20.


The PALCE20V8 may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The PALCE20V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming and post-programming functional yields in the industry.


Technology

The high-speed PALCE20V8H-10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.



**LOGIC DIAGRAM
SKINNYDIP (PLCC and LCC) Pinouts**

LOGIC DIAGRAM
SKINNYDIP (PLCC and LCC) Pinouts




A290-06151
Rev. 00000000

12197-005A

**LOGIC DIAGRAM
SKINNYDIP (PLCC and LCC) Pinouts**

LOGIC DIAGRAM
SKINNYDIP (PLCC and LCC) Pinouts



12197-005A
concluded

ABSOLUTE MAXIMUM RATINGS

		OPERATING RANGES	
		Commercial (C) Devices	
Storage Temperature	-65°C to +150°C	Temperature (TA) Operating	CAPACITANCE (Note 1)
Ambient Temperature with Power Applied	-55°C to +125°C	in Free Air	0°C to 75°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V	Supply Voltage (Vcc) with Respect to Ground	4.75 V to 5.25 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V	<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	
DC Output or I/O Pin Voltage	-0.5 V to Vcc + 0.5 V		
Static Discharge Voltage	2001 V		
Latchup Current (TA = 0°C to 75°C)	100 mA		

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -3.2 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min.	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min.		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I _{IH}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max. (Note 2)		10	µA
I _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max. (Note 2)		-10	µA
I _{OZH}	Off-State Output Leakage Current HIGH	V _{OUT} = 5.25 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		10	µA
I _{OZL}	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		-10	µA
I _{SC}	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max. (Note 3)	-30	-150	mA
I _{CC}	Supply Current (Dynamic)	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max., f = 25 MHz		115	mA

Notes:

- These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$	5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description	Am 001		Min.	Max.	Unit
t_{PD}	Input or Feedback to Combinatorial Output				10	ns
t_S	Setup Time from Input or Feedback to Clock			7.5		
t_H	Hold Time			0		ns
t_{CO}	Clock to Output				7.5	ns
t_{WL}	Clock Width	LOW		6		ns
t_{WH}		HIGH		6		ns
f_{MAX}	Maximum Frequency (Note 3)	External Feedback	$1/(t_S+t_{CO})$		66.7	MHz
		Internal Feedback			71.4	MHz
		No Feedback	$1/(t_{WH}+t_{WL})$		83.3	MHz
t_{PZX}	\overline{OE} to Output Enable				10	ns
t_{PXZ}	\overline{OE} to Output Disable				10	ns
t_{EA}	Input to Output Enable Using Product Term Control				10	ns
t_{ER}	Input to Output Disable Using Product Term Control				10	ns

Notes:

2. See Switching Test Circuit for test conditions.
 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

A ₀	01					
A ₁	01					
A ₂	01					
A ₃	01					
A ₄	01					

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Description	Value	Unit
Storage Temperature			-65°C to +150°C	
Ambient Temperature with Power Applied			-55°C to +125°C	
Supply Voltage with Respect to Ground			-0.5 V to +7.0 V	
DC Input Voltage			-0.5 V to V_{CC} + 0.5 V	
DC Output or I/O Pin Voltage			-0.5 V to V_{CC} + 0.5 V	
Static Discharge Voltage			2001 V	
Latchup Current			($T_C = -55^\circ C$ to $+125^\circ C$) 100 mA	

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Parameter	Symbol	Description	Value	Unit
Military (M) Devices (Note 1)				
Operating Case Temperature (T_C)			-55°C to +125°C	

Supply Voltage (V_{CC}) with Respect to Ground 4.5 V to 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at $T_C = +25^\circ C$, $+125^\circ C$ and $-55^\circ C$, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -2.0 \text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min.}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 12 \text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min.}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.5 \text{ V}$, $V_{CC} = \text{Max.}$ (Note 4)		10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}$, $V_{CC} = \text{Max.}$ (Note 4)		-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 \text{ V}$, $V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 4)		10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}$, $V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 4)		-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}$, $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ C$ (Note 5)	-30	-150	mA
I_{CC}	Supply Current (Dynamic)	Outputs Open ($I_{OUT} = 0 \text{ mA}$) $V_{CC} = \text{Max.}$, $f = 25 \text{ MHz}$		130	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
3. V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where I_{SC} may be affected.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$	8	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

Note:

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter Symbol	Parameter Description			-15	Unit
		Min.	Max.		
t_{PD}	Input or Feedback to Combinatorial Output			15	ns
t_s	Setup Time from Input or Feedback to Clock		12		
t_H	Hold Time	0			ns
t_{CO}	Clock to Output			12	ns
t_{WL}	Clock Width	LOW		10	ns
t_{WH}		HIGH		10	ns
f_{MAX}	Maximum Frequency (Note 3)	External Feedback	$1/(t_s+t_{CO})$	41.6	MHz
		Internal Feedback		45.5	MHz
		No Feedback	$1/(t_{WH}+t_{WL})$	50.0	MHz
t_{PZX}	\overline{OE} to Output Enable			15	ns
t_{PXZ}	\overline{OE} to Output Disable			15	ns
t_{EA}	Input to Output Enable Using Product Term Control (Note 4)			15	ns
t_{ER}	Input to Output Disable Using Product Term Control (Note 4)			15	ns

Notes:

- See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

2. See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

5. For the APL-01, APL-02, and APL-03 products, the t_{PD} , t_s , t_H , t_{CO} , t_{WL} , t_{WH} , t_{PZX} , t_{PXZ} , t_{EA} , and t_{ER} parameters are measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_s , t_H , t_{CO} , t_{WL} , t_{WH} , t_{PZX} , t_{PXZ} , t_{EA} , and t_{ER} parameters are measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$.

6. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_s , t_H , t_{CO} , t_{WL} , t_{WH} , t_{PZX} , t_{PXZ} , t_{EA} , and t_{ER} parameters are measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$.

7. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_s , t_H , t_{CO} , t_{WL} , t_{WH} , t_{PZX} , t_{PXZ} , t_{EA} , and t_{ER} parameters are measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$. The t_{PD} parameter is measured at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, and $f = 1 \text{ MHz}$.

SWITCHING WAVEFORMS



Output Active	Inverter		Combinatorial		t_{PD}	t_{ER}	t_{EA}	Specification
	t_{PD}	t_{ER}	t_{PD}	t_{ER}				
$V_{H,L}$	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}
$V_{L,H}$	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}	Q_{100}

Notes:


1. $V_T = 1.5 V$
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2–5 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
Horizontal Line	Must be Steady	Will be Steady
Wavy Line	May Change from H to L	Will be Changing from H to L
Reversed Wavy Line	May Change from L to H	Will be Changing from L to H
Triangle Wave	Don't Care, Any Change Permitted	Changing, State Unknown
Fanout Line	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT



12197-007A

Switching Test Circuit

Specification	S_1	C_L	Commercial		Military		Measured Output Value
			R_1	R_2	R_1	R_2	
t_{PD} , t_{CO} , t_{CF}	Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V
t_{PZX} , t_{EA}	Z \rightarrow H: Open Z \rightarrow L: Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V
t_{PXZ} , t_{ER}	H \rightarrow Z: Open L \rightarrow Z: Closed	5 pF	200 Ω	390 Ω	390 Ω	750 Ω	H \rightarrow Z: $V_{OH} - 0.5$ V L \rightarrow Z: $V_{OL} + 0.5$ V

f_{MAX} Parameters

The parameter f_{MAX} is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, f_{MAX} is specified for three types of synchronous designs.


The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals (t_s + t_{co}). The reciprocal, f_{MAX}, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This f_{MAX} is designated "f_{MAX} external".

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop out-

puts. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f_{MAX} is designated "f_{MAX} internal".

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (t_s + t_h). However, a lower limit for the period of each f_{MAX} type is the minimum clock period (t_{WH} + t_{WL}). Usually, this minimum clock period determines the period for the third f_{MAX}, designated "f_{MAX} no feedback".

f_{MAX} external and f_{MAX} no feedback are calculated parameters. f_{MAX} external is calculated from t_s and t_{co}, and f_{MAX} no feedback is calculated from t_{WL} and t_{WH}. f_{MAX} internal is measured.



ENDURANCE CHARACTERISTICS


The PALCE20V8 is manufactured using AMD's advanced electrically erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


Endurance Characteristics

Symbol	Parameter	Min.	Units	Test Conditions
TDR	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
		20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

12197-013A


POWER-UP RESET

The PALCE20V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset

and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

1. The Vcc rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Min.	Max.	Unit
t _{PR}	Power-Up Reset Time		1000	ns
t _s	Input or Feedback Setup Time			
t _{WL}	Clock Width LOW		See Switching Characteristics	



APPROVED PROGRAMMERS (subject to change)

Manufacturer	Programmer Configuration	
Advanced Micro Devices, Inc. 901 Thompson Place MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	LabPro Rev. A1.1	
BP Microsystems 10681 Haddington, Suite #190 Houston, TX 77043 (713) 461-9430	PLD 1100 Rev. 1.39B CP-1128 Rev. 1.47F	
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	UniSite™ Rev. 3.1 (DIP) UniSite™ Rev. 3.2 (PLCC) Model 60 Rev. V16 (DIP) Model 2900 Rev. 1.10	Family/Pinout Code: as 20V8 80-57 as 20L8 80-26 as 20R4 80-65 as 20R6 80-66 as 20R8 80-27
Digelec Inc. 20144 Plummer St. Chatsworth, CA 91311 (800) 367-8750 or (818) 701-9677 or 25 Galgaley Haplada St. Herzliya B46722, Israel 52-55-9651	Contact Manufacturer	
JMC Hakusan High-Tech Park 807-1, Hakusan-Cho, Midori-Ku Yokohama-City, 226 Japan 045/939-6150	Contact Manufacturer	
Kontron Electronics Inc. 630 Clyde Ave. Mountain View, CA 94039-7230 (800) 227-8834 or (415) 965-7020	Contact Manufacturer	
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 491-7405	Contact Manufacturer	
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq, France (20) 47.90.40	Contact Manufacturer	

APPROVED PROGRAMMERS (Continued)

MANUFACTURER	PROGRAMMER CONFIGURATION
Sprint Expert International, Inc. 13720 Midway, Suite 105 Dallas, TX 75244 (800) 688-3122 or (214) 233-3122 or Vanderweydenreef 27 1900 Overijse, Belgium 2-687-4154	Sprint-Plus Rev. 3.40
Stag Microsystems Inc. 1600 Wyatt Dr., Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Hertfordshire UK AL7 1JT 707-332148	ZL30 Rev. 30A39
Systems General Corp. 244 Hillview Dr. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 6, Lane 4, Tun Hwa N. Rd. Taipei, Taiwan 2-721-2613	SGUP-85 Rev. 4.3

LabPro is a trademark of Advanced Micro Devices, Inc.
LogicPak and UniSite are trademarks of Data I/O Corporation.

DEVELOPMENT SYSTEMS (subject to change)

MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEM
Advanced Micro Devices, Inc. 901 Thompson Place MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PALASM Software
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	ABEL™ Software, rev. 3.1 or later
ISDATA GmbH Haid-und-Neu-Str. 7 D-7500 Karlsruhe 1, West Germany 0721/69 30 92	LOG/iC™ Software, rev. 3.1 or later
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 491-7405	CUPL™ Software, rev. 3.0 or later
MINC Inc. 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PLDesigner™ Software, rev. 1.6 or later
OrCAD Systems Corporation 1049 S. W. Baseline St. Suite 500 Hillsboro, OR 97123 (503) 640-9488	OrCAD/PLD™ Software
MANUFACTURER	TEST GENERATION SYSTEM
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	Acugen (Anvil) ATG™ Software
ATG Associates 3415 Merrill Rd. Aptos, CA 95003 (408) 475-5717	Test Generator™ Software
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	Contact Manufacturer

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

ABEL is a trademark of Data I/O Corporation.

GAL is a registered trademark of Lattice Semiconductor Corporation.

LOG/iC is a trademark of ISDATA GmbH.

CUPL is a trademark of Logical Devices Inc.

PLDesigner is a trademark of MINC Inc.

OrCAD/PLD is a trademark of OrCAD Systems Corporation.

Acugen ATG is a trademark of Acugen Software, Inc.

Test Generator is a trademark of ATG Associates.

PHYSICAL DIMENSIONS*



PD3024

Plastic SKINNYDIP

PHYSICAL DIMENSIONS



CD3024


Cartridge SKINNYDIP


PL 028
Plastic Leaded Chip Carrier


*For reference only. All dimensions measured in inches. BSI is an ANSI standard for Basic Space Centering.

PHYSICAL DIMENSIONS*
CD3024
Ceramic SKINNYDIP



PHYSICAL DIMENSIONS***CL 028****Ceramic Leadless Chip Carrier**

06595H

